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ABSTRACT 
Phase-change random access memory (PCRAM) is one of the next-generation memories 
with the most potential due to its many good characteristics, such as nonvolatility, high 
endurance and long data retention. PCRAM has the potential to replace flash memory, 
which has limited durability and speed. PCRAM is based on phase change from a high-
resistance amorphous state to a low-resistance crystalline state and vice versa in 
nanosecond timescale. However, the mechanism by which phase change occurs is still 
unknown. This work introduces a transient electrical method to relate the phase change 
phenomenon to the mechanism behind it.  
In this thesis, PCRAM devices were fabricated with Ge2Sb2Te5 (GST) and AgInSbTe, 
which are well known nucleation and growth dominated phase change materials. The 
transient electrical waveform during crystallization was identified as a method to 
characterize the phase change phenomenon in the device and provide a link to the 
mechanism behind the phase change effect. Two time periods, delay time and current 
recovery time, were discovered during this transient electric analysis, which relate to 
nucleation and growth of the phase change material. This method could potentially be 
used across different device structures and phase change materials to identify their effect 
on the phase change mechanism. 
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CHAPTER 1   INTRODUCTION 
Phase-change random access memory (PCRAM) has its origins in the 1960s when it was 
first proposed as a memory by its developer S.R. Ovshinsky, cofounder, president, and 
chief executive officer of Energy Conversion Devices Inc. (ECD). The early devices were 
slow, power hungry and unrealiable due to the large currents. In the 1980s, the discovery 
of germanium-antimony-tellurium (GeSbTe) meant that phase change memory now 
needed less time and power to function. This resulted in the success of the rewriteable 
optical disk and created renewed interest in phase change memory.  
There are currently three major types of electronic memories. Static random access 
memory (SRAM) is the fastest and is used in microprocessor caches. It is expensive and 
is less dense than the others. Dynamic random access memory (DRAM), though slower 
than SRAM, is cheaper and more dense. SRAM and DRAM both have the same 
disadvantage of being volatile, meaning that they will lose the data that they hold if 
power is switched off.  
The nonvolatile memory currently commercially available is Flash memory. Nonvolatile 
means that the data would still be stored even if there is no power supplied to it. The 
nonvolatile memory market is expected to grow much faster than the DRAM and SRAM 
market due to explosive growth in memory cards, handphones and memory subsystems 
such as SoC (system-on-chip) and SiP (system-in-package). However, despite the high 
demand, there are still many problems with Flash memory. Flash memory is slow due to 
the erase sequences needed before writing data, resulting in writing time of at least 1 µs. 
Flash also begins to lose data after rewriting of around a million cycles. Furthermore, 
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flash technology is hitting the physical limit of its scaling at about 45 nm, below which 
the oxide layer will break down, resulting in tunneling. With so many fundamental 
limitations of flash memory, there is a search for the next generation of non-volatile 
memory, with the most promising being ferroelectric RAM (FeRAM), magnetoresistive 
RAM (MRAM) and phase change RAM (PCRAM).  
PCRAM has many near-ideal memory qualities such as nonvolatility, fast switching 
speed, high endurance of more than 1013 read–write cycles, nondestructive read, direct 
overwriting and long data retention time of more than 10 years. A big problem, however, 
for PCRAM is its high programming current, which is beyond what a minimum-feature 
transistor can provide. Its unique advantage over Flash and other next-generation memory 
contenders is its scalability. The programming current of PCRAM decreases as the size of 
the cell is scaled down. Hence, its theoretical performance actually improves as the 
dimensions are scaled down. Flash and other memories such as magnetic random access 
memory (MRAM), in contrast, have poorer performance. This is a major advantage for 
PCRAM as it can technically scale with lithography. Thus, it offers the biggest potential 
for achieving ultra-high memory density cells that can be commercialized.  Though 
PCRAM offers much promise, there are still certain technical problems that need to be 
solved before it can reach ultra-high density and be commercialized.  
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CHAPTER 2   BACKGROUND OF PROBLEM 
PCRAM is based on chalcogenide alloys, which are alloys containing selenium or 
tellurium. They generally contain one or more elements from Group VI of the periodic 
table. The unique characteristic that makes PCRAM useful as a memory is the ability to 
effect a reversible phase change when heated or cooled, switching between stable 
amorphous (RESET) and crystalline (SET) states. These alloys have high resistance in 
the RESET state ‘0’ and are semimetals in the SET state ‘1’. In RESET state, the atoms 
have short-range atomic order and low free electron density. The alloy also has high 
resistivity and activation energy. This distinguishes it from the SET state having low 
resistivity and activation energy, long-range atomic order and high free-electron density 
as shown in Figure 1. The change from amorphous state to crystalline state is in the 
nanosecond timescale. Use of a short, high amplitude electric pulse such that the material 
reaches melting point followed by rapid quenching changes the material from crystalline 
phase to amorphous phase and is widely termed as RESET. Use of a longer, low 
amplitude electric pulse such that the material reaches only the crystallization point and is 
given time to crystallize allowing phase change from amorphous to crystalline is known 
as SET. SET and RESET are illustrated in Figure 2. The thermal time constant of the 
device is therefore very important: it must be small enough for the GeSbTe to cool 
rapidly into the amorphous state during RESET, but large enough to allow crystallization 
to occur during SET. The thermal time constant depends on the design and material of the 
cell. To read, a low current pulse is applied to the device. A small current ensures the 
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material does not heat up. Information stored is read out by measuring the resistance of 
the device. 
 
Figure 1 Long-range order after SET pulse and short-range order after RESET 
pulse 
 
 
Figure 2 Temperature time curve showing the high-amplitude and short-duration 
RESET pulse and the low-amplitude, long-duration SET pulse 
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Figure 3 Endurance test for PCRAM showing no fail bit up to 1013 cycles 
  
If PCRAM is to be used commercially, then the phase change that determines the data 
stored has to be reliable. Figure 3 shows1 PCRAM cells undergoing an endurance test 
where alternative writing of 1’s and 0’s were sent to the cell. The result shows failure in 
PCRAM cells only after 1013 programming cycles. This is in comparison to the one 
million cycles of Flash memory. Therefore, PCRAM is very reliable and can last many 
rounds of read and write.  
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Figure 4 Data retention time of PCRAM projected to be around 10 years  
 
Data retention time of PCRAM has been measured by reading the PCRAM cell at 
different temperatures and different heating times. Allowing 1% fail bits, data retention 
time is expected to be more than 10 years at 85 °C with GST as shown in Figure 4. 2 Thus, 
data retention is not expected to be a problem as general operating conditions are usually 
less demanding. However, this is an extrapolation from the readings and the actual 
performance could differ. 
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Figure 5 RESET and SET current of PCRAM at different temperatures  
 
Temperature tolerance of the PCRAM with conventional GeSbTe was also tested by 
Ovonyx and it was found that PCRAM is generally temperature tolerant. Figure 5 shows3 
that at temperature of 180 °C, the RESET/SET resistance ratio was still around 50 times. 
At normal temperature of 293 K, the resistance ratio reached a high of 100.  
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Figure 6 Congruent crystallization of GeSbTe alloys 
 
In the GeSbTe system, there is a pseudo-line, as shown in Figure 6, on which most of the 
alloys lie. Moving down this pseudo-line, melting point and glass transition temperature 
increase, and crystallization time increases. It can be seen that based on the properties of 
the alloys, memory fabricated using Ge2Sb2Te5 should have a higher RESET current 
compared to those with Ge1Sb2Te4 and Ge1Sb4Te7 as it has a higher melting point.  
 
There are two important characteristics of phase change materials: threshold switching 
and phase change. Threshold switching occurs when the programming voltage increases 
beyond the threshold voltage. Looking at the IV plot shown in Figure 7, it can be seen 
that in the amorphous state, current is very low at low voltage until a point which is 
called the threshold voltage is reached. The amorphous semiconductor now goes from a 
Sb 
Te Ge 
Sb2Te3 
GeTe 
Ge1Sb4Te7 
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Melting 
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high resistive state to a conductive state, with a concurrent rapid increase in current after 
the voltage snapback. The material is now in the amorphous "ON" state, where the 
material is still amorphous, but in a pseudo-crystalline electric state. This mechanism was 
hypothesized to be related to impact ionization. 4 There is much debate about whether 
threshold switching is electrical or thermal in nature and it was found that, at least in thin 
films threshold switching is electrical. The figure also shows the negative resistance 
region when the GeSbTe goes from amorphous to crystalline state. The direct write 
characteristic of PCRAM gives it an advantage over Flash memory. The SET curve and 
the RESET curve are in the same region in the programming current range. Therefore, the 
GeSbTe can go directly from the RESET state to the SET state, simplifying and 
improving the write performance of the PCRAM. 
 
 
Figure 7 IV curve showing threshold switching at Vth in the amorphous phase 
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The phase change mechanism from high-resistance amorphous phase to low-resistance 
crystalline phase in nanosecond timescale is the most important characteristic of these 
materials. Yet full understanding of this mechanism has not been achieved. Recently, 
much research has focused on the material analysis of the phase change material in an 
attempt to explain the high speed switching of these materials.  
Crystalline GeSbTe was found to have two possible configurations: hexagonal and a 
metastable face centered cubic (FCC) lattice. When it is rapidly crystallized however, 
using extended x-ray absorption fine structure (EXAFS), 5 it was found to have a 
distorted rock salt structure. In the amorphous state, it was found to change from 
octahedral to tetrahedral as seen in Figure 8, which was termed as an umbrella flip of the 
Ge atom. This was hypothesized to be the reason for the nanosecond phase change 
observed. It was later hypothesized from density functional theory (DFT) simulations6 
that the most stable amorphous state was the spinel structure, where Ge occupies 
tetrahedral positions and Sb and Te occupy octahedral positions, as the ground state 
energy was the lowest of all the possible configurations as shown in Figure 9. The small 
change in configuration, as seen from Figure 8, from distorted rock salt to spinel suggests 
that nanosecond timescale phase change is possible. 
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Figure 8 Figure showing the change from distorted rock salt to tetrahedral during 
the phase change from crystalline to amorphous 
 
Figure 9 Energy chart showing the high possibility of amorphous having the spinel 
structure 
 
Looking into the kinetics of how phase change occurs, Ovshinsky7 found that there was a 
time gap between application of the pulse and current increase of the phase change 
material, which he attributed to nucleation and growth as shown in Figure 10. The 
mechanism would be different for nucleation and growth dominated phase change 
materials. For the nucleation dominated mechanism, the crystalline nuclei would start to 
form upon application of the pulse. As more nuclei are formed over time, there would be 
a rapid growth phase which would join up the individual nuclei to form the crystalline 
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state. For growth dominated mechanism, seed nuclei would be formed and would grow 
bigger and bigger during the growth phase such that they coalesced, resulting in a 
crystalline phase.  In recent work by Kang et al. 8,  work was done on the actual kinetics 
of the SET process and they related the voltage waveform to threshold switching, 
nucleation and growth.  
 
Figure 10 Early voltage and current waveforms from Ovshinsky's work showing a 
delay in rise of current after application of voltage 
 
In this work, focus was placed on the transient effect in the nanoseconds during phase 
change of the material. By analyzing the transient electrical waveforms, this transient 
effect is then linked to the actual mechanism of phase change.  
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CHAPTER 3   FABRICATION EQUIPMENT AND 
GENERAL PRINCIPLES 
3.1 Photolithography Procedure 
Photolithography is the process of transferring a pattern from a mask to a substrate. 
Photoresist is first coated on using a spin coater. Ultraviolet (UV) light is sent through the 
mask and onto the wafer. This is usually done using a stepper machine. The masks are 
quartz outlines of the design that is to be developed on the wafer. Photoresist is then 
removed, leaving the desired pattern. The material to be used is then sputtered or 
electroplated on according to the situation. The photoresist is then lifted off, leaving just 
the pattern with the materials sputtered on. Materials sputtered on the resist would be 
lifted off with it. 
Photoresists are generally organic materials polymeric in nature, with properties tailored 
to specific performance criteria. The resist is formulated from a base matrix resin, which 
serves as a binder for the material, and a sensitizer, which provides appropriate exposure 
sensitivity. In addition to these components is a casting solvent which keeps the resist in a 
liquid state until application, along with dyes, plasticizers, surfactants, or other additives 
to tailor resist performances.  
The resist system used almost universally for optical microlithography today is the DNQ 
system: novolak resin with a diazonaphthoquinone (DQ) sensitizer. 9 The basic forms for 
the resin and sensitizer are shown in Figure 11. 
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Figure 11 Chemical composition of the resin and the photosensitive sensitizer DQ 
(from Ref. 9) 
For photosensitive materials, there are two tones, positive and negative, as shown in 
Figure 12. Positive tone means the UV rays that pass through the mask break up the 
linkages of the material and they will be removed by the developer. Negative tone means 
the UV rays create more cross-linkages in the material, resulting in removal of material 
not exposed to UV rays.  
 
Figure 12 Difference between positive and negative tone photoresist 
 
In terms of chemical analysis, positive tone photoresist means the novolak resin is 
rendered base-insoluble by the addition of the sensitizer, a photoactive compound. It 
Silicon 
Silicon 
negative 
positive 
Silicon 
UV rays 
mask 
photoresist 
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remains insoluble until photoexposure of UV rays transforms the compound into a base-
soluble product. Thus this photosensitive compound acts as a dissolution inhibitor until 
exposure transforms it. With the removal of the sensitizer, the resin becomes base-soluble 
and can be removed by a developer. The photochemical reaction in the sensitizer is 
shown in Figure 13.  
 
Figure 13 Photochemical reactions converting the DQ material to a carboxylic acid 
(from Ref. 9) 
3.2 SF6 Coating 
SF6 is actually a kind of polydimethylglutarimide (PMGI) polymer that is developed by 
MicroChem Corp. It is insoluble in typical photoresist solvents and hence photoresist can 
be coated above this layer of polymers. PMGIs have superior liftoff properties and high 
thermal stability, and they stay solid at temperatures of 190 ºC, which makes them 
compatible with high-temperature processes. PMGIs are also optically transparent and 
have strong adhesion to many well known substrates. Therefore there is no need for 
primers to be coated to improve adhesion to the substrate. For clean liftoff processing, the 
PMGI film should be thicker than the deposited metal, typically 1.2 - 1.33 times the 
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thickness of the metal film. Spin speeds between 2500 and 4500 rpm generate maximum 
coating uniformity. The typical bilayer process using SF6 is shown in Figure 14. 
 
Figure 14 Use of SF6 with photoresist for lithography (from MicroChem Corp.)10 
3.3 Spin Coater 
The spin coater is a device that holds the wafer by the central point by a vacuum. The 
speed and the duration of the spin can be set to define the thickness of the photoresist or 
SF6 that is coated on. There is a certain ramp-up phase where the wafer spins at 500 rpm 
and this is usually the part where the material to be coated on is poured on the wafer.  
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Figure 15 Spin coater used with the metal hand on the side for guide 
 
The wafer first must be positioned properly in the central position as shown in Figure 15. 
This ensures that when the wafer is spinning at top speed later, it is not dislodged from 
the position. To ensure a complete coat of the material on the wafer using the spin coater, 
the resist has to be poured onto the wafer in a proper manner. Upon start of the ramp-up 
phase, the resist must be poured from the middle to the side of the wafer, with emphasis 
in the middle. This ensures that when the spin coater spins at top speed, the resist is spun 
from the middle out, ensuring complete and even coating of the wafer. There is also a 
step-down phase when the spin coater slows down to 500 rpm.  
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3.4 Canon I-Line Stepper 
 
Figure 16 Canon i-line aligner used in the fabrication in Data Storage Institute, 
Singapore  
The Canon stepper shown in Figure 16 uses optical projection lithography, a better form 
of lithography than contact lithography. Contact lithography involves putting the mask in 
close contact with the substrate. Projection lithography is better as there is no direct 
contact between the mask and the substrate. Hence, for higher volume applications, it is 
used as there is less damage to the mask. Resolution is also comparable to the best 
contact lithography with no degradation of mask or resist. In the i-line stepper used, the i-
line with wavelength 365 nm from the mercury arc lamp was used. Projection lithography 
is also more tolerant of mask errors since mask image is reduced in size on the substrate. 
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It is also more flexible, allowing for a step and repeat procedure, meaning many 
exposures per wafer are possible. It is, however, much more expensive as a projection 
lithography machine or stepper can easily cost a million dollars.  
 
Figure 17 Figure showing how projection lithography works (from Ref. 9) 
The general principle of projection lithography is shown in Figure 17. The pattern on the 
reticle (mask) can be the same size as that on the wafer, or five times greater, or even ten 
times greater. A quasi-monochromatic, spatially incoherent light source is used to 
illuminate the mask. The source is then homogenized to ensure a highly uniform intensity 
distribution at the plane of the mask. The condenser lens may be controlled to adjust the 
degree of coherence of the illuminating beam. The reduction lens would collect the light 
transmitted through the mask and image this to the wafer. This is usually done at a 
magnification of 0.2. Therefore, a typical wafer can contain many copies of the mask 
pattern as the stepper calculates the wafer size and expose multiple times. 
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3.5 Balzers Sputtering Machine 
 
Figure 18 Balzers sputtering machine used in Data Storage Institute, Singapore 
 
The sputtering of the material is done using the Balzers sputtering machine shown in 
Figure 18. It has three chambers where the targets can be placed. Sputtering is effected 
when the surface to be coated is sent into the specific chamber. There is a vacuum 
between the target surface and the coating material. A high negative voltage is applied to 
the material to be sputtered on. Electrical gas discharge leads to formation of positive 
argon ions. These ions would obviously be accelerated in the direction of the coating 
material. The material has a base of a thin layer of water which helps to reduce heat 
generated in the target by the colliding positive ions. These ions would knock atoms off 
from the coating material’s surface, and these atoms would be deposited on the surface of 
the target. The thickness and the quality of the sputtering material are determined by 
speed of sputtering, which has been determined by previous DSI engineers.  
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CHAPTER 4   FABRICATION OF PHASE CHANGE 
MEMORY DEVICES 
4.1 PCRAM Structure 
 
Figure 19 Structure of PCRAM used in this thesis 
 
The same memory structure as shown in Figure 19 was used for the fabrication of the 
phase change device. It can be divided into five layers: the titanium-tungsten (TiW) 
bottom electrode layer (200 nm), layer 2 of dielectric material ZnS-SiO2 (100 nm) with a 
via of 1µm diameter, layer 3 consisting of phase change material (50 nm) and TiW (50 
nm), layer 4 of another dielectric material (100 nm) and a last layer of TiW as the top 
electrode (200 nm). 
Layer 1 is a metal contact layer of TiW, usually called the bottom electrode. This layer 
and layer 5, the top electrode, allow the current to be conducted to the cell. Since the 
resistance of the layer is determined by ρl/A, where ρ is the resistivity of TiW, l is the 
length and A the cross-sectional area, the TiW layer is thicker than other layers to 
ZnS-SiO2 
Bottom Electrode 
ZnS-SiO2 
Phase 
change 
material 
Top Electrode 
SiO2 
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increase the area and reduce the resistance of the TiW layers. The roles of the dielectric 
lower and upper layers are to isolate the phase change process from the environment so 
that the thermal environment of the phase change environment is maintained. If heat is 
not lost easily to the environment, then less current is needed to raise the temperature of 
the PCRAM cell. Also, the dielectric lower layer restricts the current flow to the phase 
change material to a certain gap (gap size) so that phase transition can be localized in the 
phase change material. It also increases the current density and hence reduces the RESET 
current required. 
4.2 Fabrication Steps 
The main steps in the fabrication process used for each layer used are SF6 coating, 
photoresist coating, exposure using a stepper, developing, sputtering of material and 
liftoff.  
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4.2.1 SF6 coating 
 
Figure 20 Rationale for using SF6 layer 
 
SF6 coating is the first step and this involves spin-coating it at 3500 rpm at 40 s. There is 
a baking process at 180 °C for 3.5 min. The main function of SF6 is to allow for an easier 
and shorter liftoff process. The photoresist that is coated on the SF6 could be less 
receptive to liftoff due to the heat after sputtering and not lifted off easily. The SF6 below 
it, however, is much less susceptible to heat and hence still receptive to the photoresist 
remover as illustrated in Figure 20. Hexamethyldisilazane (HMDS) coating was 
originally used and its main function is to allow better photoresist adhesion in the next 
step. The surfaces of many of the materials on which we want to put resist oxidize very 
easily. The surface oxide forms long range hydrogen bonds with water adsorbed from the 
air. When the resist is spun onto such a surface, it adheres to the water vapor rather than 
to the surface, and poor adhesion results. Adhesion to a hydrated surface is shown 
schematically in Figure 21. 
Less receptive due to heat from 
sputtering  
Liftoff of this SF6 layer 
would also allow 
photoresist to be lifted off 
24 
 
 
Figure 21 Schematic diagrams showing surface hydration resulting in poor adhesion 
 
The HMDS reacts with the oxide surface in a process known as silylation, forming a 
strong bond to the surface. At the same time, free bonds are left which readily react with 
the photoresist, enhancing the photoresist adhesion.  
4.2.2 Photoresist coating 
 
Photoresist coating involves coating the photoresist on the wafer using a spin coater. The 
photoresist used is PFI26A from Microchem. The photoresist that was used is positive 
tone. Therefore, patterns similar to the mask will be left on the surface after developing. 
The photoresist is spun at 3000 rpm for 1 min and baked for 1 min at 100 °C. This baking 
process is very important. A pre-exposure bake, or soft bake, is used to drive the solvent 
H20 
H 
H 
H20 
H 
H 
H 
H 
H H 
H 
H 
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from the resist. This is a critical step because if the solvent is not driven from the 
photoresist, the resist profile would be affected. However, it cannot be too long, as 
excessive baking will destroy photoactive compound and reduce sensitivity. 
4.2.3 Exposure 
 
Exposure of the photoresist was done using a Canon i-line fine pattern aligner which uses 
a 365 nm UV light source. Exposure is set to 120 mW. The stepper automatically 
calculates the wafer area and tries to fit in as many cells of the mask patterns as possible. 
After exposure, the wafer has to be heated for 2 min at 120 °C. This post-heating is 
important for developing to continue. The aim of this process is to evaporate residual 
solvent still present in the photoresist. This hardens the photoresist and improves the 
wafer’s resistance to adhesion. This improves a resist’s wet and dry etch resistance and 
makes the resist more difficult to remove, or easier for aggressive etches. This is usually 
done at higher temperatures than a pre-exposure bake. However, in all cases, 
temperatures above 130 °C will cause the resist to soften and flow. 
4.2.4 Developing 
 
After exposure, the photoresist is developed using developer MF319 to wash away those 
parts of the photoresist that are exposed to the UV rays. The developing time is generally 
90 s but may be shorter for smaller structures. This removes the photoresist layer but not 
the SF6 layer below. The SF6 layer is developed using 1.9% tetramethylammonium 
hydroxide (TMAH) for 3.5 min. This is preferred to the metal ion alkalis to avoid mobile 
ion contamination. There is a need to check for undercutting using the microscope to 
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ensure that the SF6 layer is developed sufficiently such that sputtering can take place. 
This will be explained further in later parts of this chapter. The sample is baked at 100 °C 
to ensure that sample is dry before sputtering takes place. 
4.2.5 Sputtering of material 
 
After developing, the wafer is sputtered with the material used for each layer using the 
Balzers sputtering machine. In this part, power, sputtering time and gas flow speed are 
very important in determining the thickness and roughness of the surface of each material 
layer. Most importantly, there is a need for presputtering to ensure that the material 
sputtered on is not oxidized as the top layer of the material is usually oxidized due to air 
contact. During sputtering of TiW and dielectric material especially, the amount of 
material sputtered each time should be kept little because if the material is sputtered too 
fast, the heat generated could “burn” the photoresist and liftoff would be difficult if not 
impossible. Thankfully, many of the optimal conditions for sputtering have been 
determined by previous researchers.  
4.2.6 Liftoff 
 
Liftoff is done by placing the wafer in photoresist remover in an ultrasonic machine. The 
photoresist removes the SF6 layer and hence the photoresist, and the material sputtered on 
top of the resist would be lifted off too. This step is exceptionally crucial. Any little bit of 
photoresist that is not lifted off properly could result in failure of the fabrication as the 
photoresist could be lifted off during the liftoff process of the layers on top of it through 
the materials sputtered on. This results in possible failure as seen in Figure 22. Hence, the 
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wafer must be soaked in the remover until microscope investigation shows no visible 
trace of photoresist. 
 
Figure 22 Failed fabrication showing result of improper liftoff 
4.3 Layer Analysis 
After outlining each of the steps of fabrication, the fabrication is analysed layer-wise to 
discuss some crucial fabrication information of the different layers. Though for the five 
layers, the general steps are as mentioned in 4.2 there are some finer details that are layer 
specific that have to be discussed. 
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 4.3.1 Bottom electrode 
 
Figure 23 Photo showing TiW first layer 
 
The first layer of TiW as shown in Figure 23 is important as it is the first layer on the 
wafer and hence is the reference layer for the aligner for the other four layers. The next 
few layers depend on certain alignment markings on the bottom layer for alignment as 
shown in Figure 24. Thus, the stepper would not be able to align the mask to the wafer if 
the bottom layer is not lifted off properly. For layer 1, there is a need to check the TiW 
strips in Figure 25 for any photoresist that may be still sticking on the side of the strip.  
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Figure 24 Alignment marks used by stepper to align the top layers 
 
 
Figure 25 An edge with two lines of the developed first layer as a result of the 
undercutting of the SF6 layer 
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Also, the checking of undercut during the developing phase is also very important. This is 
illustrated in the drawings in Figure 26. Hence, under the microscope if undercut was 
present, a double line along the border could be seen, indicating that the SF6 layer had 
been developed also. If not, the material sputtered would not be sputtered on the surface 
and would be lifted off with the SF6 layer.  
 
Figure 26 Schematic showing the undercutting of the SF6 layer 
 
4.3.2 Second dielectric layer 
 
The second layer is the most important of the five layers because it is where the gap size 
can be reduced to scale down the cell. To get a gap in the dielectric material, a photoresist 
“island” must be left after developing. However, the developing time has to be 
determined such that there is no overdevelopment. The optimal developing time was 
found to be around 60 s. After developing, the wafer cannot be washed with running 
After 90 s in 
MF319 
SF6 layer  
 
Photoresist 
PFI26A 
 
Exposed 
 
no undercut undercut 
SF6 layer  
 
Photoresist 
PFI26A 
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water and blown with nitrogen because the photoresist islands left on the wafer are just 1 
µm in diameter and could be easily dislodged by mechanical force.  
Another difficult process of this layer is the liftoff process. Liftoff for an island of small 
dimension could prove to be difficult as the remover would have difficulty entering the 
void and removing the material. This can be checked by slowly focusing on the spot; the 
surface should come into focus gradually before the hole, rather than the reverse. This 
means the hole is at a lower level than the surrounding surface and hence the photoresist 
has been lifted off. This step is not only difficult, but crucial. If it is not done properly, 
the phase change material will not contact the electrode, resulting in an open circuit.  
4.3.3 Phase change material layer 
 
For layer 3, the point to note is that the contact of the phase change material with the 
bottom layer is not very good. Hence, it should be placed in the ultrasonic machine for 
just a short period, say 2-5 min, to avoid dislodging of the phase change layer. Also, for 
layer 3, after the phase change material has been sputtered on, it is immediately moved to 
the TiW target to be sputtered on with 5 nm of TiW. This keeps the phase change 
material from contacting the air and reduces the possibility of the phase change material 
oxidizing. It also helps to keep the contact between the phase change material and the 
bottom layers intact. Figure 27 shows the phase change material sputtered over the gap 
while Figure 28 shows the completed layer 3over six cells. 
 
32 
 
 
Figure 27 Phase change material sputtered over the gap, which is the black dot in 
the middle 
 
Figure 28 The completed layer 3 with the TiW sputtered over the phase change 
material 
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4.3.4 Fourth and fifth layer 
 
These two layers are not as crucial in the fabrication as the bottom three layers, as those 
are the layers in contact with the phase change material. However, the liftoff process still 
has to be done cleanly as any incomplete liftoff at any layer would result in failure of the 
PCRAM fabricated. Figure 29 shows layer 4 of dielectric material sputtered. It can be 
seen from the figure that the island that was lifted off is the “square” of photoresist in the 
middle. Though this is bigger than the layer 3 photoresist island, it can also be washed off 
with excessive force. Hence, care must be taken in this layer to ensure that the square is 
not washed off. In the last layer as shown in Figure 30, the crucial part is to ensure that 
there is complete liftoff of all the resist. If there is any material left, especially in the 
middle of the two lines of PCRAM cells, it could lead to failure of the whole group of 
PCRAM cells. 
 
Figure 29 Layer 4 of dielectric material sputtered on  
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Figure 30 Layer 5 with the TiW top layer sputtered on 
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CHAPTER 5   EXPERIMENTAL SETUP 
5.1 Testing Circuit 
Using the device described in the previous chapter on fabrication, a phase change 
memory device using Ge2Sb2Te5 was fabricated. A testing circuit was set up as shown in 
Figure 31. A constant voltage is generated by the pulse generator and passed through the 
circuit. The current through the circuit is tracked by taping the current that passes through 
the resistor in series with the device. The voltage across the device is then calculated by 
subtracting the voltage from the pulse generator from the voltage across the series 
resistor. Passive probes are used as they have high resistances of 10 MΩ and hence more 
accurate measurement can be obtained compared to using an active probe. A RESET 
pulse of 40 ns, 3 V and a SET pulse of 400 ns, 1 V were initially used for testing. 
 
Figure 31 Testing circuit for PCRAM device 
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Vtotal is the total voltage supplied by the pulse generator. V1k is the voltage across the 
1 kΩ resistor. The current in the circuit can be calculated from V1k. The voltage across 
the PCRAM is the difference between Vtotal and V1k.  
5.2 Transient Phase Change Effect 
5.2.1 Transient phenomenon  
 
An interesting phenomenon was observed in the transient electric effect of the pulse 
passing through the phase change device during SET operation. The typical current 
waveform across the device is shown in Figure 32. The transient current increases 
initially with the application of the programming voltage pulse. After an initial surge in 
current, current starts decreasing exponentially with a concurrent increase in the voltage 
across the device. A certain time is reached when the current drops to a certain minimum, 
which is termed as delay time. Current then starts increasing very quickly until it settles at 
a certain plateau, which is termed as the current recovery time. The waveform did not 
change when the pulse duration was reduced.  
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Figure 32 Typical current curves after application of SET pulse 
 
Before we investigate further, there are a few doubts to clear up about this phenomenon 
that has been observed. The first doubt is whether this phenomenon is an effect of the 
phase change material or the testing circuit. To clarify that, the same testing procedure 
was done using known resistors. Figure 33 shows the current waveform when a 10 kΩ 
resistor was connected. A square pulse was seen. This means that delay and current 
recovery times are specific to the device, not artifacts due to the test circuit.  
Current 
recovery 
Delay 
time 
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Figure 33 Typical current curve seen in standard resistor of 10 kΩ 
 
Also, it is possible that during application of the SET current, the material is heated up, 
resulting in changes in current due to temperature. Lastly, it has to be checked that the 
effect is not due to the structure of the device. More rigorous testing of the material was 
done and it was found that this delay time actually decreases with the number of times of 
read-write even though the material still changes phase. This is shown in Figure 34. This 
refutes the first two doubts because if this phenomenon is due to the circuit, it should not 
change with usage. Similarly, it should not be due to temperature difference of the phase 
change material as this should then be independent of read-write cycles. As for the last 
doubt, a slightly different structure for the device was fabricated such that the same 
contact area is at the top of the device as shown in Figure 35. A similar current curve was 
obtained for this different structure. Though this change in structure is admittedly not 
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rigorous, the fact that the current curve remains very similar suggests that the structure of 
the device has a small effect on the observed current curve.  
 
Figure 34 Change in delay time as increase in read-write cycles 
 
Figure 35 Structure of different PCRAM device 
 
5.2.2 Parasitic capacitance 
 
It can be seen that the current during delay time is similar to the current during 
capacitance charging. This leads to the hypothesis that the current during delay time 
TiW electrodes 
ZnS-SiO2 
Phase change layer 
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could be related to the parasitic capacitance of the device. The parasitic capacitance is 
inherent in the device, coming from the structure of the device, contacts and testing 
equipment. The observed current is therefore the sum of the current through the phase 
change material and the parasitic capacitance of the device. The effect of the parasitic 
capacitance could be removed using the following equation: 11 
 
where IPC is the current flowing through the phase change material and VPCRAM is the 
difference between Vtotal and V1k as shown in Figure 36. The first term is the current 
flowing through the PCRAM and the parasitic capacitor, and the second term is the 
contribution from the parasitic capacitance. The parasitic capacitance is estimated from 
the RC time constant of the slope of the current waveform during delay time.  
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Figure 36 Voltage of PCRAM device using pulse amplitude of 1 V and duration of 
400 ns 
 
From the RC time constant of the exponential decay, the parasitic capacitance can be 
estimated to be 100 pF. Applying this to the waveform, the leakage current through the 
parasitic capacitance was eliminated and the current flowing through the phase change 
material was isolated as shown in Figure 37. It can be seen clearly that the current during 
the delay time is small at around 0.3 mA and there is a sudden large increase in current to 
a peak of around 1.2 mA after the delay time, which was attributed to the discharge of the 
parasitic capacitor due to the change of resistance of the phase change device. The 
current then settles at around 0.7 mA. The delay and current recovery time remain the 
same after removal of the parasitic capacitance effect. 
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Figure 37 Actual PCRAM device current after removing effect of parasitic 
capacitance 
5.2.3 Varying voltage effect 
 
More testing is done varying the voltage of the SET pulse while keeping the duration 
unchanged to determine the effect on delay time. The waveforms are shown in Figure 38. 
As seen from the current waveforms at different voltages, the delay time is decreasing 
exponentially with time. It can be seen that the delay time increases exponentially as the 
voltage increases. Hence, it can be seen that a speed curve could be plotted for a material, 
which specifies how fast it changes phase at different voltages. 
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Figure 38 Exponential increase in delay time as applied voltage increases 
 
The significance of the delay and current recovery times can be seen from the steady state 
resistance plot. The plot was obtained by using pulses of different durations and 
measuring the resistance after the pulses with a low reading voltage of 0.2 V. Figure 39 
shows that the initial drop in resistance coincided with the delay time and the resistance 
only settled at a low value at the end of the current recovery time. Hence the delay time 
can be interpreted as the minimum SET pulse duration required for the device to begin 
phase change, and it signifies the onset of resistance change. It is also easily measurable 
as reference is taken from the start of the pulse to the point when there is a sudden large 
increase in current. As seen in the figure, the current recovery time is the time it takes the 
device to complete its transition from high to low resistance, which represents the partial 
phase change period. Crystallization is only complete if the pulse duration is longer than 
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the sum of the delay and current recovery time. If the pulse is longer than the delay time 
but shorter than the sum of the delay and current recovery time, the device is in a partial 
crystalline state. These two time parameters represent important periods of the phase 
change process and are easily identifiable. 
There are a few observations from the waveform. The large change in resistance from 
amorphous to crystalline is always accompanied by a sudden increase in current. The 
significant drop in resistance only occurs on the current recovery curve and resistance 
remains low at the flat part of the curve as shown in Figure 39. This suggests that the 
delay time is an important parameter that seems to signify phase change in the material. 
Interestingly, a SET pulse of duration shorter than the delay time was not enough to 
change the material from amorphous to crystalline.  
 
Figure 39 Resistance variations with current changes showing phase change at 
current recovery slope 
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CHAPTER 6   MATERIALS TESTING 
Similar time parameters to the observed delay and current recovery time were also 
observed in reflectivity time measures during light-induced phase change, 12 namely the 
incubation and growth time. The incubation time refers to the time before reflectivity of 
the phase change material changes, while the growth time refers to the time period when 
reflectivity changes rapidly. Nucleation occurs during the incubation time where nuclei 
have to reach a critical size or density before growth takes place. During this time, there 
is little change in reflectivity. The reflection then increases rapidly, which is attributed to 
the growth of these nuclei until they coalesce. 13 Clearly, the delay and current recovery 
time measure is very similar to the reflectivity time measures and is correspondingly 
related to the nucleation and growth phases of crystallization. The transient current 
waveform can therefore be explained by this nucleation and growth process that the 
chalcogenide goes through during phase change. During nucleation, the phase change 
material is still in the amorphous phase. Hence very little current flows through the phase 
change device. During the growth period, the resistance changes rapidly such that the 
parasitic capacitor discharges, resulting in the initial current surge after the delay time. 
The current then remains stable when the material has completed phase change to the 
crystalline state. Hence, using the transient current waveform and the two time 
parameters, the link between the electrical characteristics and crystallization is 
established and the entire crystallization process can be characterized in real time. Phase 
change materials can be characterized as either nucleation-dominated or growth-
dominated. 14 If the nucleation rate is higher than its growth rate, this material is 
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nucleation-dominated, and vice versa.  The above real-time transient measure with two 
time parameters can be applied to characterize crystallization in devices with two 
different types of phase change materials. AgInSbTe and Ge2Sb2Te5, which are the well 
known growth-dominated and nucleation-dominated materials, respectively, have been 
studied. Three devices using two different phase change materials, Ge2Sb2Te5 and 
AgInSbTe, were fabricated. AgInSbTe has been known to be a growth-dominated phase 
change material, while the other is nucleation-dominated. A scatter plot was made for 
each of these materials where three individual devices were used and the delay time was 
taken as voltage varied. This is shown in Figure 40. It can be seen that Ge2Sb2Te5 has 
longer delay time than AgInSbTe. The fact that Ge2Sb2Te5 is nucleation-dominated and 
AgInSbTe is growth-dominated suggests that the delay time is related to the nucleation 
time required for phase change to occur. Similarly, it can be seen from Figure 41 that the 
current recovery time of Ge2Sb2Te5 is shorter than that of AgInSbTe. This relates to the 
growth time required. 
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Figure 40 Delay time of GST225 and AgInSbTe 
 
Figure 41 Current recovery time of GST225 and AgInSbTe 
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Figure 42 shows the transient measurement using the same SET pulse of 400 ns and 
amplitude of 1.6 V. AgInSbTe was found to have a much shorter delay time of around 50 
ns compared to around 120 ns for Ge2Sb2Te5 and a longer current recovery time of 
around 70 ns compared to around 50 ns for Ge2Sb2Te5. These results indicate that 
Ge2Sb2Te5 has a long nucleation period, followed by a relatively short growth period, 
while AgInSbTe tends to have a short nucleation and a relatively long growth period. 
This agrees with the observations from optical reflectivity measurements12 for these 
materials.  
From Figure 42, it can also be seen that the steady-state resistance changes of the two 
materials just after delay time are very different. The partial crystalline states of 
AgInSbTe could hardly be seen in steady-state resistance measurements, in contrast to 
those of Ge2Sb2Te5. A possible reason could be the effect of explosive crystallization15 in 
AgInSbTe. The heat of crystallization released by exothermic crystallization in these 
compounds would induce crystallization of the surrounding amorphous regions. Hence 
the partial resistance states could not be observed in steady state. 
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Figure 42 Steady-state resistance with current of GST225 and AgInSbTe 
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CHAPTER 7   FUTURE WORK 
Further work is currently being done on the phase change transient effect as part of the 
author’s PhD dissertation. Future work will be divided into three parts: modeling, 
material and structure. 
For modeling, work is being done on the effect of different parasitic capacitances on 
switching current and speed of phase change devices. Through this investigation, 
integration problems of PCRAM due to parasitic capacitance are being solved. Also, a 
model on the relationship between material and switching speed is being determined. 
For material, work is being done on different GeSbTe compounds to establish the 
relationship between material characteristics and the transient effect of devices with 
different phase change materials. Also, material study of GeSbTe compounds is 
underway to understand the bonding behind the nanosecond phase change. The transient 
analysis method is used to determine the effects of material engineering on delay time 
and current recovery time. 
For structure, work is being done to investigate the effect of different structures on the 
transient phase change. Different structures can have different parasitic capacitances and 
thermal containments. Hence, the delay time and current recovery time can be affected by 
changes in structure.  
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CHAPTER 8   CONCLUSION 
There is currently a growing demand for non volatile memory with a growing hand-
phone and consumable electronics market. Current flash memory has many problems 
such as slow speed and low durability. Phase change RAM is a new generation of 
memory that has many advantages such as non volatility, fast switching speed and high 
endurance. Its major advantage is that its performance improves as it is scaled down to 
smaller sizes. The phase change mechanism from high resistance amorphous phase to 
low resistance crystalline phase in nanosecond timescale is the most important 
characteristic of PCRAM. Yet full understanding of this mechanism has not been 
achieved.  
Analysis of the transient phase change effect provided much insight into the possible 
physics behind the phase change mechanism. The nucleation and growth phases were 
clearly seen from the transient current and this could possibly be used as a way to judge 
how “fast” these materials change phase. Two time parameters, the delay and current 
recovery times, were measured from the transient waveform which provided the link 
between crystallization kinetics and the transient phase change effect. Real-time 
crystallization characterization was achieved. This transient measure with two time 
parameters has been used to identify the crystallization differences between nucleation- 
and growth-dominated materials. This allows for quantitative assessment of material and 
device engineering effects on crystallization in phase change memory. 
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